FPGA acceleration using high-level languages of a Monte-Carlo method for pricing complex options

In this paper we present an FPGA implementation of a Monte-Carlo method for pricing Asian Options using Impulse C and floating-point arithmetic. In an Altera Stratix-V FPGA, a 149x speedup factor was obtained against an OpenMP-based solution in a 4-core Intel Core i7 processor. This speedup is comparable to that reported in the literature using a classic HDL-based methodology, but the development time is significantly reduced. Additionally, the use of a HLL-based methodology allowed us to implement a highquality gaussian random number generator, which produces more precise results than those obtained with the simple generators usually present in HDL-based designs.